GAIN VARIABLE AMPLIFIER

Patent number:

JP4160810

Publication date:

1992-06-04

Inventor:

UMEYAMA TAKEHIKO; others: 01

Applicant:

MITSUBISHI ELECTRIC CORP

Classification:

- international:

H03G3/10; H03G3/30

- european:

Application number:


JP19900288235 19901024

Priority number(s):

Abstract of JP4160810

PURPOSE:To decrease the degree of a narrowered dynamic range by a degree of omission of a buffer circuit by controlling directly a base voltage of a DC voltage level control transistor(TR) with a gain control voltage.

CONSTITUTION: A voltage VGC<+> fed to a positive gain control signal input terminal 1a in a gain control signal VGC is higher than a VĞC<-> fed to a negative gain control signal input terminal 1b, since a current flowing to a constant current source 2 is constant, a collector current of a 1st TR Q1 increases and a collector current of a 2nd TR Q2 decreases. In this case, a current flowing from a constant current source 3 being a component of a voltage source 10 flows while being branched into a path from the 2nd TR Q2 to the constant current source 2 and a path of a resistor R1, and the current sum is constant. Thus, a buffer circuit employing an NPN TR is omitted and the degree of a narrowered dynamic range in an output signal is suppressed when a power supply voltage applies to a power voltage terminal is low.



Data supplied from the esp@cenet database - Patent Abstracts of Japan